## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of	)
Matthew S. BUYNOSKI et al.	) Group Art Unit: Unassigned
Application No.: Unassigned	) Examiner: Unassigned
Filed: July 8, 2003	)
Title: METHOD FOR FORMING	)
CHANNELS IN A FINFET DEVICE	)

## INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97(b)

U.S. Patent and Trademark Office 2011 South Clark Place Customer Window Crystal Plaza Two, Lobby, Room 1B03 Arlington, Virginia 22202

Sir:

Pursuant to 37 C.F.R. §§ 1.56 and 1.97(b), Applicant(s) bring to the attention of the Examiner the documents listed on the attached PTO 1449. This Information Disclosure Statement is being filed before the mailing date of a first Office Action in the above-referenced application. As such, no certification or fee is required. Copies of the listed documents are attached.

Applicant(s) respectfully request(s) that the Examiner consider the listed documents and indicate that they were considered by making appropriate notations on the attached form.

If any copending application(s) is/are cited on the attached PTO 1449, the Examiner's attention is directed to the foregoing application(s) in compliance with § 2001.06(b) of the Manual of Patent Examining Procedure. By identifying the copending application(s), the assignee and/or applicant of the application(s) do not waive confidentiality of the application(s). Accordingly, the U.S. Patent and Trademark Office is requested to maintain the confidentiality of the copending application(s) under 35 U.S.C. § 122.

This submission does not represent that a search has been made and does not constitute an admission that each or all of the listed documents are material or constitute "prior art." If the Examiner applies any of the documents as prior art against any claim in the application and Applicant(s) determine(s) that the cited document(s) do not constitute "prior art" under United States law, Applicant(s) reserve(s) the right to present to the Office the relevant facts and law regarding the appropriate status of such documents.

Applicant(s) further reserve(s) the right to take appropriate action to establish the patentability of the disclosed invention over the listed documents, should one or more of the documents be applied against the claims of the present application.

## Information Disclosure Statement Under 37 C.F.R. § 1.97(b) Application Serial No. Unassigned Attorney's Docket No. H1131 Page 3

If there is any fee due in connection with the filing of this Statement, please charge the fee to our Deposit Account No. 50-1070.

FAIENI IRALEMARKOFFICE

Respectfully submitted,

HARRITY & SNYDER, L.L.P.

R<sub>V</sub>

John E. Harrity Reg. No. 43,367

11240 Waples Mill Road Suite 300 Fairfax, Virginia 22030 (571) 432-0800

Date: July 8, 2003

INFORMATION
<b>DISCLOSURE</b>
CITATION

26615
PATENT TRADEMARKOFFICE

ATTORNEY'S DKT NO. APPLICATION NO. Unassigned

APPLICANT(S)
Matthew S. BUYNOSKI et al.

FILING DATE GROUP
Unassigned

PTO-1449

July 8, 2003

**U.S. PATENT DOCUMENTS** 

		U	.5. PATEINT DUCUMENTS			
EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE
	5,932,911	08/03/99	Yue et al.	257	330	
	6,180,441	01/30/01	Yue et al.	438	197	
		FOR	EIGN PATENT DOCUMENT	S		
EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Translation Yes No
<del></del>	OTHER DOO	CUMENTS (In	cluding Author, Title, Date,	Pertinent Page	es. Étc.)	
	Digh Hisamoto	et al., "FinF	ET-A Self-Aligned Double-G on Devices, Vol. 47, No. 1	ate MOSFET	Scalable to 2	
	421-424.		-20nm CMOS FinFET Techr			
	Devices, Vol.	48, No. 5, M	50 nm P-Channel FinFET,"   ay 2001, pages 880-886.			
·—	Xuejue Huang et al., "Sub 50-nm FinFET: PMOS," 1999 IEEE, IEDM, pages 67-70.					
			oscale CMOS Spacer FinFE . 1, January 2002, pages 2		bit Era," IEEE	Electron
EXAMINER	DATE CONSIDERED					

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).